

TITLE	Page
Cover Sheet	1
Block Diagram	2
CPU-Memory, CPU-PEG/Display	3,4
CPU-Control/MISC/CFG/Audio	5
CPU-Power,CPU-GND	6,7
DDR4 DIMM1&DDR4 DIMM2	8,9,10,11
PCH-USB/PCIE/DMI/SATA	12
PCH-Audio/Display/Clock	13
PCH-GPIO/USBOC#/SATASTRAP	14
PCH-LPC/SPI/SMBUS/MISC	15
PCH-Power,PCH-GND,PCH-Strap	16,17,18
PCIE SLOT-CPU(X16)(X4)(X1)	19~21
SIO-NCT6687/FAN	22~27
LAN - RTL8125B / i219	28~29
AUDIO - ALC897	30,31
HDMI/DP	32, 33
M.2/WIFI	34~37
USB	38~43
SATA / VBAT / BIOS	44~46
ACPI / CURRENT SENSE	47~50
PWM-RAA229001/VCORE/VGT	51~54
VCCSA/VCCIO	55,56
DDR PWR - RT8125H/DDR PWR VPP25/VTT	57,58
CPU PWR-VCCST/VCCPLL_OC/PCH POWER-NCP81269/1P8_VSB	59~60
OV-NCT3933/ATX Connector / F_Panel	61,62
PWR-VRM-Sequence/LED MCU Control	63~66
EZ DEBUG LED/PCH_LED/Clock Gen-6V41821	67~69
JTBT/Manual Parts	70~71

MS-7D15

Intel -RKL-S plamform

ATX
Ver: 1.0/2.0

CPU:

RKL- S 125W

PWM:

RAA229001

Onboard Chip:

HD Audio Codec:ALC897
Dual LAN- RTL8125B/i219
SIO:NTC6687
Flash ROM: SPI 128 MB X1

System Chipset:

B560 PCH_H

Display Output:

HDMI Port
DP Port

Main Memory:

DDRIV (2933MHz) * 4 (Dual Channel)


ACPI:

LDO


Expansion Slots:





PCI Express (X16) Slot * 1
PCI Express (X4) Slot * 1
PCI Express (X1) Slot * 1
M.2 Slot * 3



```
SMBUS ADDRESS:
VCORE PWM:0X60
MCU:0X52
3933:0X20;0X26
DIMM_A0:WRITE 0XA0; READ 0XA1
DIMM_A1:WRITE 0XA2; READ 0XA3
DIMM_B0:WRITE 0XA4; READ 0XA5
DIMM_B1:WRITE 0XA6; READ 0XA7
```













B16 C16 >>> VCORE_VCC_SENSE [23.51]
VCORE_VSS_SENSE [51]

AB37 AB38 >>> VGT_VCC_SENSE [51]
VGT_VSS_SENSE [51]




3pcs * 22uF on top side of VCCSA




2pcs * 22uF on bottom side of VCCSA



6pcs * 22uF on bottom side of VCCIO_0



3pcs * 22uF on top side of VCCIO_0









2020/10/28
DIMMA1, DIMMA2 are changed from N11-1642051-L06 to N13-2881411-L06 by PM spec updated.
2020/10/29
DIMMA1, DIMMA2 are changed from N13-2881411-L06 to N13-2880301-F02 by PM spec updated.
2020/10/29
DIMMA1, DIMMA2 are changed from N13-2880191-F02 to N13-2880191-F02 by PM spec updated.
2020/10/29
DIMMA1, DIMMA2 are changed from N13-2880191-F02 to N13-2881411-L06 by PM spec updated.

[4] M_CK_A_DP3 >> M_CK_A_DP3
[4] M_CK_A_DN3 >> M_CK_A_DN3
[4] M_CK_A_DP2 >> M_CK_A_DP2
[4] M_CK_A_DN2 >> M_CK_A_DN2

2020/10/30
R1049, R1050 are added by Eric's comment

[12] SMBCLK_VCC >> SMBCLK_VCC R1050 0R/4
[12] SMBDATA_VCC >> SMBDATA_VCC R1049 0R/4
[12] SMBCLK_DIMM >> SMBCLK_DIMM [9]
[12] SMBDATA_DIMM >> SMBDATA_DIMM [9]






2020/10/28
DIMMA1, DIMMA2 are changed from N11-1642051-L06 to N13-2881411-L06 by PM spec updated.



2020/10/29
DIMMA1, DIMMA2 are changed from N13-2881411-L06 to N13-2880301-F02 by PM spec updated.

2020/10/29
DIMMA1, DIMMA2 are changed from N13-2880301-F02 to N13-2880191-F02 by PM spec updated.




2020/10/29
DIMMA1, DIMMA2 are changed from N13-2880191-F02 to N13-2881411-L06 by PM spec updated.




DDR4-288P_BLACK-RH-11







DDR4-288P_BLACK-RH-11









DDR4-288P_BLACK-RH-11



DDR4-288P_BLACK-RH-11



Between in CPU and DIMM Slot






2020/10/28
DIMMB1, DIMMB2 are changed from N13-1642051-L06 to N13-2881411-L06 by PM spec updated.


2020/10/29
DIMMB1, DIMMB2 are changed from N13-2881411-L06 to N13-2880301-F02 by PM spec updated.

2020/10/29
DIMMB1, DIMMB2 are changed from N13-2880301-F02 to N13-2880191-F02 by PM spec updated.


2020/10/29
DIMMB1, DIMMB2 are changed from N13-2880191-F02 to N13-2881411-L06 by PM spec updated.




VSS




Top Swap Override
HIGH : ENABLE
LOW : DISABLE
INTERNAL 20K PD




No Reboot
HIGH : ENABLE
LOW : DISABLE
INTERNAL 20K PD



TLS confidentiality
HIGH : ENABLE
LOW : DISABLE
INTERNAL 20K PD




ESPI DISABLE
LOW : ESPI ENABLE
HIGH : ESPI DISABLE
INTERNAL 20K PD




Reserved

2020/9/15
R853 is changed from 75Kohm to 4.7Kohm by same as SCH_Rev1p1 & ug-rev0p5
2020/9/17
Intel FAE agreed to stuff 4.7k at R853

CPUNSSC CLOCK FREQ
HIGH : 19.2MHZ
LOW : 38.4MHZ
INTERNAL 20K PD




2020/9/18
R1474 is changed to C1923 and then is stuffed 0.1uF
by to reduce ESD from PDG_Rev1p5 & EMI's suggestion




Reserved

EDS rev1p2
FOR 1.8V ; R=75K
FOR 3.3V ; R=100K




Reserved


EDS rev1p2
FOR 1.8V ; R=75K
FOR 3.3V ; R=100K




FLASH DESCRIPTOR SECURITY OVERRIDE
HIGH : ENABLE
LOW : DISABLE
INTERNAL 20K PD



ESPI FLASH SHARING MODE
HIGH : SAF
LOW : MAF
INTERNAL 20K PD




Reserved




SPI VCCIO CONFIGURATION
HIGH : VCCPSPI = 1.8V
LOW : VCCPSPI = 3.3V
INTERNAL 20K PD


2020/8/7
R828 is stuffed by Robert's comment



BIOS FETCHES SLECTION
HIGH : ESPI PERIPHERAL
LOW : MAF AND SAF
INTERNAL 20K PD





XTAL SEL1
1 = 24MHZ
0 = 38.4/19.2MHZ
INTERNAL 20K PD




XTAL SEL2
HIGH : DISABLE
LOW : ENABLE




ITP_PMODE




TBT LSX#2 PINS VCCIO CONFIGURATION
HIGH : 3.3V
LOW : 1.8V
INTERNAL 20K PD



TBT LSX#3 PINS VCCIO CONFIGURATION
HIGH : 3.3V
LOW : 1.8V
INTERNAL 20K PD



TBT LSX#0 PINS VCCIO CONFIGURATION
HIGH : 3.3V
LOW : 1.8V
INTERNAL 20K PD




TBT LSX#1 PINS VCCIO CONFIGURATION
HIGH : 3.3V
LOW : 1.8V
INTERNAL 20K PD



PCI_Express X16 Slot

12V - 5.5A
VCC3 - 3A
3VSB- 375mA


SMBus ESD





2020/10/30
R1048, D45, D46 are added by Rober's comment



SLOT-PCI164P_BLACK-2PITCH-RH-77




2020/10/27
The p/n of PCI_E1 is changed to N11-1642051-L06 by same as PM spec





PCI_Express X4 Slot


2.1A at +12V
3A at VCC3
375mA at 3VSB



2020/10/27
The footprint of PCI_E2 is changed from SLOT_PCIEXP100_3 to SLOT_PCIEXP66P by PM spec updated.













POWER ON STRAPPING PIN FOR NCT6687

PIN	NAME	Circuit NAME	0	1	Strap Point
31	2E_4E_SEL	RTSA#	I/O ADDRESS# 2E	I/O ADDRESS# 4E	3VCC
32	DIS_HWACPI	DTRA#	HW ACPI enable	HW ACPI disable	3VA
34	MAF_SEL	SOUTA	MAF enable	MAF disable	3VA
92	DSW_EN	DSW_EN	DSW disable	DSW enable	3VA
96	DDR4_EN	SIO_DEBUG	DDR4 control disable	DDR4 control enable	3VA
9	FAN789_EN (FW setting)	GPIO52	FAN789 disable	FAN789 enable	3VA
27	ESPI_EN	KBRST#	LPC	ESPI	VCC3 or 3VA
10	P80_EN	GPIO53	Default PORT80	Default GPI	3VA





2020/10/30
R475 is unstuffed and R475 is stuffed by Pin 7,8,13 were NC

2020/10/30
R470 is stuffed 1kOhm and R469 is unstuffed by same as 7D10




SIO HM Voltage Over 2V will Not Detect




TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE

1.Mode GPIO BIOS can swtich PWM/DC MODE





TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE

1.Mode GPIO BIOS can swtich PWM/DC MODE





TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE


1.Mode GPIO BIOS can swtich PWM/DC MODE



TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE
1.Mode GPIO BIOS can swtich PWM/DC MODE





TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE
1.Mode GPIO BIOS can swtich PWM/DC MODE






[illegible]

```
For RTD3 Control ISOLATEB
ISOLATEB pull up Main Power,not aux power
check GPIO
if GPIO have power in S5/S4/S3 ->stuff RL32&RL34&QL457,RL33 NC
```



2020/8/11
CHOKE24 is changed from L04-24B7070-M09 to L04-24B7060-T15 by Ivy's comment




2020/8/31
The footprint of LAN_USB1 used to
N58-32F0911-S42 by PM request

```
2020/9/4
LAN_USB1 changed from N58-32F0891-F02
to N58-32F0911-S42 by PM spec updated
```

Intel Lan2- i219


LAN Connector




PCH's PCIECLKRQ<n> port mustbe mapped to PCH's PET/R<n+1>port.
If CLK_REQ_N is not used, pin48 is pulled up 10KR to 3.3V_LAN

The 10Kohm pull-up resistor (RL16) of CLK_REQ_N is connected to 3.3V Suspend/Core/etc. power well, depending on the power well of PCH's input PCIECLKRQ<n> buffer.


support WOL from Deep Sx:
Power source from 3VA (DSW power) & make sure MAX current is enough to support i218/i219.





Note: These caps closed to PHY



For EMI




UL1&UL2 close to connector




Do not pair MDI0 and MDI1 on the same TVSdevice
(avoid LAN POE connecting issue).
Otherpairing combination is ok.

ALC897


```
2020/8/12
  UA1 is changed from B05-012000C-R09 to B05-012205C-R09 by PM spec updated
2020/8/19
  UA1 is changed from B05-012205C-R09 to ALC897 by PM spec updated
```




These should be placed as close as possssible to codec



```
ALC897: Stuff
ALC892: Unstuff
```







```
ALC897: Unstuff
ALC892: Stuff
```





```
ALC897: Stuff
ALC892: Unstuff
    ALC897-VA1 (ES sample) - Stuff
    ALC897-VA2 (MP version) - Unstuff
```





2020/10/16
 UA1 is changed from OB5-7D10001-R09 to OB5-7D10002-R09
 and RA62 is unstuffed by PM spec updated





2020/8/28
CA11, CA12 are unstuffed because audio performance concern by vendor' suggestion







De-POP circuit


2020/7/17
de-pop is added by PM spec




2020/9/1
R2551 is added by vendor's comment



HDMI 1V 224mA










Add common-mode choke for
EMI and close to connector





Power Consumption

Power States ¹	Parameter	Min.	Typ.	Max.	Unit
1.0V	1V current consumption (AC coupled) ²		155	230	mA
3.3V _{AN}	3.3V current consumption (AC coupled) ²		73	100	mA
3.3V _{AN}	3.3V current consumption (DC coupled) ²		73	100	mA
Total	Total power consumption (AC coupled) ²		228	330	mW
Total	Total power consumption (DC coupled) ²		266.5	330	mW
Standby ³					
1.0V	1V current consumption (AC coupled) ²		154	224	mA
3.3V _{AN}	3.3V current consumption (AC coupled) ²		53	85	mA
3.3V _{AN}	3.3V current consumption (DC coupled) ²		53	85	mA
Total	Total power consumption (AC coupled) ²		207	309	mW
Total	Total power consumption (DC coupled) ²		260.5	309	mW
Standby ³					
1.0V	1V current consumption		1.5	2	mA
3.3V	3.3V current consumption		0.5	2	mA
Total			2	4	mW






M.2 Connector





BIOS_MODE



BIOS_DIS_SW1	BIOS_SEL_PCIESATA1	Mode
0	1	M2-SATA
0	0	M2-PCIE
GPI	GPI	AUTO

22 * 80







M.2 Connector




BIOS_DIS_SW2	M2_2_SEL	M.2_2_ON#	Mode
GPI(1)	GPI(1)	1	AUTO(PE3)
GPI(1)	GPI(0)	0	AUTO(M.2_2)
0	1		PE3
0	0		M.2_2-PCIE


22 * 80



Option BOM for 0A only





Rear USB3.2 Gen2 x 2




*Note:
A2/A1/A0 for I2C address selection

2020/9/24
C1351, C1338, C1344, C1355, C98, C99, C100, C1345, C1339, C1348, C1357, C1350
are changed from 0.22uF to 0.1uF by vendor's suggestion
2020/10/8
U19 is changed from OI9-7D09002-D07 to OI9-7D08001-D07
by Ivy's comment



H: 3A under S0 mode
L: 1.5A under S3, S5 mode




Pin No	Name	IN/OUT	Note
7	MUX3A/TXD1	OUTPUT	TEST Point for Debug
8	MUX2A	OUTPUT	NC
9	MUX1A	OUTPUT	VBUS EN(Active Low)
10	VBUSFET3A	OUTPUT	NC
11	VBUSFET2A	OUTPUT	NC
12	VBUSFET1A	OUTPUT	NC
20	GP0	IN	VBUS_SENSE
21	GP1	IN/OUT	GPIO I2C2 SDA to Re-driver
22	GP2	IN/OUT	GPIO I2C2 CLK to Re-driver
23	GP3	IN/OUT	NC
1	MCU SDA0	I2C0	to PCH I2C for UcmCX
28	MCU SDCLO	I2C0	to PCH I2C for UcmCX
2	MCU INT0W/GP11	I2C0	to PCH GPI for UcmCX
3	MUX_SCL1	I2C1	to PCH SML1 for GEN2X2
4	MUX_SDA1	I2C1	to PCH SML1 for GEN2X2
5	MUX_INT#/GP10	I2C1	to PCH Alert for GEN2X2
17	VBUSSENA	N/A	NC

AD1	AD0	Slave ID
0	0	7140
0	1	7142
1	0	7150
1	1	7152


2020/10/27
R189.2 is changed from 5VDUAL to 5V_RUSB by circuit correctness

USB 3.1-Type-C





EQ	dB	
L	12.4	1K to GND
R	8	68K to GND
F	10.6	NC
H	14.6	1K to VDD


FG	dB	
L	-1.6	1K to GND
R	-0.5	68K to GND
F	+1.0	NC
H	+2.7	1K to VDD




2020/8/27
R251, R250, R248, R249 are changed from 220Kohm to 200Kohm by vendor's comment






Current Mode



ESD Protection
NEAR CONNECTOR




0X60



Stuff to meet ASM1074 power sequence.


H/W Strapping




Strapping Table

GRN_LED2 (CLK_SEL1)	GRN_LED1 (CLK_SEL0)	Default
0	0	25MHz
1	0	30MHz
1	1	20MHz

ASM1074 USB3.0 HUB core Power




130mA




Disabling Power Saving Mode:

Mode	Ports	VCC		VDD		Units
		Idle	Suspend	Run Junior	Suspend	
USB 3.0	USP	159	135.6	NA	183.3	mA
	Port 1	187.2	135.7	187.2	184.1	
	Port 1+2	210.8	135.7	210.7	185.4	
	Port 1+2+3+4	234.3	135.7	233.9	184.5	
USB2.0	USP	257.7	135.7	257.2	186.3	mA
	Port 1	151.7	128.1	151.6	186.4	
	Port 1+2	151.8	88.2	151.8	137.4	
	Port 1+2+3+4	147.8	84	147.8	139.4	
USB3.0	USP	144.1	39.15	144.09	90.93	mA
	Port 1	151.7	128.1	151.6	186.4	
	Port 1+2	151.8	88.2	151.8	137.4	
	Port 1+2+3+4	147.8	84	147.8	139.4	




AVL:M31-25X0503-W03



USB 3.2 Gen1

2. 5G




2020/8/31
The footprint of LAN_USB1 used to
N58-32F0911-S42 by PM request
2020/9/4
LAN_USB1 changed from N58-32F0891-F02
to N58-32F0911-S42 by PM spec updated


USB 3.2 Gen1

Option BOM




1G



USB 3.2 Gen1




USB 2.0




GL850G USB2.0 HUB

Note: Not used OC Function For HUB Self
Please connect to OC pin of PCH Respectively.


Note: Please connect to USB Power Source




USB 2.0



2020/10/8
Q145, R1029, R1028 are added by eSIO strap(default=high) from Robert's comment




5VDRV2, 5VSBDRV2 width 12mil,
Do NOT route near the edge of a board.




2020/11/2
C931 is reserved by James's comment

2020/11/2
R40, R42 are changed from 0ohm to 10Kohm/1%; C931 is stuffed 1uF; C37, C49 are stuffed 0.1uF by Robert's comment





2020/11/2
C932 is reserved by James's comment







SATA 6G PORT 0.1


SATA 6G PORT 2.3



SATA 6G PORT 4.5








2020/8/14
D21 should be unstuffed by 300 series + SLG4F42051

2020/8/20
D75 is reserved and D21 is unstuffed by Robert's comment

2020/9/9
D21 should be stuffed by 400 series
D68 should be unstuffed


2020/9/15
D75 is stuffed by Robert's comment
D21 is unstuffed by SLP_SUS# controlled

2020/10/15
D27 is stuffed and D32 is unstuffed by Robert's comment




2020/9/8
R626, R631, R639, R643, R636 are changed from 62ohm to 33ohm by PDG_Rev1.0

3VDSW




AVL: I31-3730S02-N62

$$\begin{aligned} \text{Power Loss} &= (V_{in} - V_{out}) \cdot I_{out} \\ &= (5 - 3.3) \cdot 0.17 \\ &= 1.7 \cdot 0.17 \\ &= 0.289W < 1.33W \end{aligned}$$




2020/10/19
Q105 is stuffed by eSIO F/W fixed from Robert's comment



SIO_3VA


2020/7/8
U33 is changed from I31-7116S09-N03 to I31-7150X09-GA9 by Ivy's comment



SYS_3VSB

3.3V/4.992A

2020/9/21
R2557 is changed from 270Kohm to 240Kohm;
R2581 is added with 1.5ohm;
C1924 is reserved;
by vendor's suggestion





For S5-G3 3VSB EN issue


5V DIMM FOR
DDR

2020/10/16	
2020/10/23	C86 is stuffed by Robert's comment
2020/10/30	C101, C86 are unstuffed by James's comment
	C929 is added 1uF by James's comment

S0IX




5VDIMM COLAY



PIN6 CAP for fine tune RESET_OUT dealy time use
When INPUT rising up to 4.3V(Vth) level besides delay 35ms~40ms send Reset Output

control P-MOS soft start and waiting ATX 5VSB ramp to 100%



SLP_S5#	SLP_S3#	USB_MODE	5VSB_DRV2	5VSBDRV2
1	0	0	1	0 (PMOS on)
0	0	0	0	1 (PMOS off)
1	1	0	0	1 (PMOS off)
X	1	1	0	1 (PMOS off)
X	0	1	1	0 (PMOS on)

USB MODE


2020/10/16

Q3, R3, Q1, Q4 are deleted; C9 is stuffed (0.1uF; C1 is changed from 0.022uF to 1uF; C10 is changed from 0.1uF to 1uF; C8 is unstuffed; Q149, Q147, R1033, C928, R1031, R1032, C927, Q148, Q146, R1030 are added; R2, R4, R11 are changed from 10Kohm/5% to 10Kohm/1%; R47 is changed from 1Kohm/5% to 1Kohm/1%; R6 is changed from 100Kohm/5% to 100Kohm/1%; R65 is changed from 47Kohm/5% to 47Kohm/1% by Robert's comment

2020/10/23

C8 is stuffed 1uF; C9 is changed from 0.1uF to 1uF; R4 is changed from 10Kohm to 0ohm; C2 is unstuffed; by James's comment


POWER ON: S5-->S0




```

\control N-MOS soft start

```





POWER OFF: S0-->S5



5VDUAL

```
2020/10/23
  C471 is unstuffed by James's comment
2020/10/30
  C930 is reserved by James's comment
```

2020/10/23
R395 is stuffed 1Kohm by James's comment




For S5-G3 can ramp issue

200302:un-stuff R419&R420

PCH_SBDV R441 0R/4 5VSBDV1
PCH_VCCDRV R442 0R/4 5VDRV1

control P-MOS soft start and waiting ATX_5VSB ramp to 100%

POWER ON:S5-->S0




control N-MOS soft start

DEEP MODE



SIO side Default Low

POWER OFF: S0-->S5



SIO side Default Low


Under Checking








U33 is changed from I31-7116S09-N03 to I31-7150X09-GA9 by Ivy's comment

these should be placed as close as possible to MOS










1.05V, ICC_max=22.1A




VCCIO_0

1.05v/7.5A for RKL- S
0.95v/6.4A for CML-S

2020/9/21
R2583 is added with 1.5ohm;
C1447 is stuffed with 1000pF;
R2569 is changed from 88.7Kohm to 75Kohm;
by vendor's suggestion


2020/9/23
R2136 is changed from 3.16Kohm to 5.1Kohm;
R1640 is changed from 5.9Kohm to 8.2Kohm;
by vendor's suggestion.



VCCIO_12

1v/9.6A for RKL-S
N/A for CML-S

2020/9/21
R2584 is added with 1.5ohm;
R1638 is changed from 3.16Kohm to 3.9Kohm;
C1816 is stuffed 1000pF;
R2576 is changed from 88.7Kohm to 75Kohm;
by vendor's suggestion



DDR4 Power:1.2V,14.149A OCP:18A

4.3A For CPU

9.1A For 4DIMM



0.7A For DDR VTT

Iout = 3.7+9.1+0.7=14.149A

Iocp=Rocset*Iocset/RIgds(on)
=7.32K*10u/5.1m
=14.3529A

Iocp=Rocset*Iocset/RIgds(on)
=7.32K*10u/3.9m
=18.769A

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Characteristics						
RDS(on)	Drain-Source On-state Resistance	VDS=10V, IS=20A	-	2.5	3	mΩ
		TJ=125°C	-	3.75	-	mΩ
		VDS=4.5V, IS=15A	-	3.9	5.1	



$$V_{OUT} = \left[V_{REFOUT} \times \left(1 + \frac{R_{FB1}}{R_{FB2}} \right) \right] + \frac{\Delta V_{OUT}}{2}$$

$$V_{out} = V_{refout} * (1 + R1/R2)$$

$$= 0.794x(1 + 1/1.96)$$

$$= 1.1991v$$

Table 1. States of EN_MODE Control Circuit


Q1	Q2	VEN_MODE (V)	Mode
ON	OFF	2.37 2.1~2.7v	DEM
OFF	OFF	4.5 4.3~5v	FCCM
OFF	ON	0 <0.4v	Shutdown

$$I_{RMS} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}} \right)}$$

$$I_{rms} = I_{out} * \text{SQRT}((V_{out}/V_{in}) * (1 - (V_{out}/V_{in})))$$

$$= 14.149 * \text{SQRT}(0.1824)$$

$$= 6.043A$$



$$\Delta I_L = (V_{in} - V_{out}) / (L * F_{sw}) * V_{out} / V_{in}$$

$$= (5 - 1.2) / (0.82u * 300K) * (1.2 / 5)$$

$$= 3.7073A$$

$$R_{OCSET} = \frac{I_{VALLEY} \times R_{IGDS(ON)}}{I_{OCSET}}$$

$$R_{ocset} = [(1.3 * I_{out}) - (0.5 * \Delta I_L)] * R_{ds(on)} / I_{ocset}$$

$$= [(1.3 * 14.149) - (0.5 * 3.7073)] * 3.9m / 10u$$

$$= 6.45Kohm$$

$$R_{ocset} = [(1.3 * I_{out}) - (0.5 * \Delta I_L)] * R_{ds(on)} / I_{ocset}$$

$$= (1.3 * 14.149) - (0.5 * 3.7073)] * 5.1m / 10u$$

$$= 8.435Kohm$$

$$L_{(MIN)} = \frac{V_{IN} - V_{OUT}}{f_{sw} \times k \times I_{OUT_Full\ Load}} \times \frac{V_{OUT}}{V_{IN}}$$

$$L = (V_{in} - V_{out}) / (F_{sw} * K * I_{out_full\ load}) * (V_{out}/V_{in})$$

$$= (5 - 1.2) / (300K * 0.2 * 14.149) * (1.2 / 5)$$

$$= 1.074uH$$

$$L = (V_{in} - V_{out}) / (F_{sw} * K * I_{out_full\ load}) * (V_{out}/V_{in})$$


$$= (5 - 1.2) / (300K * 0.4 * 14.149) * (1.2 / 5)$$

$$= 0.53714uH$$



So L range = 0.53714uH ~ 1.074uH

IC OCP:7.6A(6.6A~8.6A)




R2563 is changed from 180Kohm to 220Kohm;
R2582 is added with 1.5ohm;
by vendor's suggestion



To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .



CHOK24 is changed from L04-24B7070-M09 to L04-24B7060-T15 by Ivy's comment






$$\begin{aligned}\text{Power Loss} &= (V_{in} - V_{ou}) \cdot I_{out} \\ &= (1.8 - 1.05) \cdot 0.9 \\ &= 0.75 \cdot 0.9 \\ &= 0.675\text{W} < 1.33\text{W}\end{aligned}$$

Q721.S2 is changed to GND by Rebert's comment


VCCPLL_OC is connected directly to VCC_DDR by B560/H510 project from Ivy's comment

VCCPLL OC curcuit is added from Eric's comment



1.8V 9.646A
OCP=18.6A


2020/9/28
C1975 is changed from 330pF to 1000pF; R1592 is changed from 75Kohm to 20Kohm; the power rail of U464.12, U464.2 are changed from 5VDUAL_PCH_IN to 5VDUAL; R2650 is changed from 17.8Kohm to 43Kohm; R2658 is changed from 8.2Kohm to 3.6Kohm; R2657 is changed from 12Kohm to 2.1Kohm by vendor's suggestion



Due to Intel request voltage change time need to $< 150\mu\text{s}$, so the output capacitance need to care to avoid the big inrush current


1.8V; 1.635A

```
PCH_CLKLDO_1P8(0.09A)
VCCPRIM_1P8(1.545A)
```




UPI VOLTAGE CONSOLE

0x20:RH=10K,RL=OPEN




UPI VOLTAGE CONSOLE

0x26:RH=18K,RL=13K



UPI VOLTAGE CONSOLE

0x22:RH=1.3K,RL=3.9K





2020/8/25
U498, C1860, R2542, R2543 are added by Ivy's comment

UPI VOLTAGE CONSOLE

ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%

NCT3933 SMBUS ADD	0X26
OUT1(PIN8)	VCCSA
OUT2(PIN7)	VCCIO0
OUT3(PIN6)	VCCIO1_2
NCT3933 SMBUS ADD	0X20
OUT1(PIN8)	VCC_DDR
OUT2(PIN7)	VCCPLL_OC
OUT3(PIN6)	VCCST
NCT3933 SMBUS ADD	0X22
OUT1(PIN8)	DDR VTT
OUT2(PIN7)	DDR VPP25
OUT3(PIN6)	N/A




ATX POWER CONNECTOR




2020/10/27

Q62, Q292, Q134, Q118 are changed from 7002 to 3904; R287, R588, R846, R739 are 0ohm to 5.1Kohm; R292, R614, R850, R726 are changed from 10Kohm to 5.1Kohm by Robert's comment.

FRONT PANNEL



JDASH1




2020/8/12

JDASH1 is added by PM spec updated


2020/8/20

JDASH1 is changed from N32-2020161-H06 to N31-2031431-H06 by PM spec updated


Front Panel




S0IX: VCCIO/VCCSTG OFF





PWR-VRM-Sequence



PWR-VCCSA-Sequence




PCH_PWROK/VCCST_PWRGD




2020/10/6
R2665, Q740, Q741 are reserved to prevent failure by eSIO F/W controlled from Robert's comment.

2020/10/15
Q119, R729 are deleted; Q113 is stuffed and is modified by Robert's comment.



FOR RSMRST#/DPWROK/SLP_SUS# INTEL sequece request



2020/10/30
U51, D28, C663, R786, R787, C657, R803, R810, C667, C674, R821, R822, R830, Q129, R776, R788, R782, R777, C658 are deleted by Robert's comment



LED SWITCH


JT1 for FW update

If you use ADC function, need to separate VREF from AVDD and 4.09VREF stuff for VREF.




Control	Net Name	PWM USE
PCH	LED_DATA4	No Use
AUDIO Cover	LED_GPIO_01	No Use
MOS/IO cover	LED_GPIO_02	No Use
JRAINBOW1	LED_DATA1	No Use
JRAINBOW2	LED_DATA3	No Use
JCORSAIR1	LED_DATA2	No Use
JRGB1/JRGB2	PWM1/ PWM2	PWM1/ PWM2
Board Side LED	COM 1-8	PWM3
Board Side LED	COM 9-12	PWM2


JRGB1




JRGB2




JRAINBOW1




JRAINBOW2



EZ DEBUG LED

















2020/10/27
R119, R96 are unstuffed by avoiding double pull-up



GPIO	GPP_H21	GPP_H22	GPP_H23	GPP_H20
LED	GPI PULL HIGH	GPO PO LOW	GPO PO LOW	GPO PO LOW
亮				
滅	GPO LOW	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)





PCH_LED





Thunderbolt card support

2020/10/27
R717.2 is changed from 3VSB to VCC3 by double check with Robert



2020/10/28
R836 is stuffed by Robert's comment

BAT1_X1



BAT-BCR2032P-RH

CPU_IH1



AZIF0208-P001C

OK

BIOS_LA1



AMI

PCB1



PD0-07D1510-G37

M2_1-COVER1



0436-3156R

M2_2-COVER1



0436-3157R

N_MOS_HS1



0P10B08818

W_MOS_HS1



0P10B08819

PCH_HS1



0P10B08817

MOS H/S Holes

HS_H1



X_HS_H

HS_H4



X_HS_H

HS_H3



X_HS_H

HS_H2



X_HS_H

2020/7/16

HS_H1, HS_H2, HS_H3, HS_H4 are added
by EMI Cloud comment

2020/7/29

The footprint of HS_H1, HS_H2, HS_H3, HS_H4
are changed from H_NR162D120_EMI to
H_R162D120_BR182_EMI by Eric's comment

2020/8/3

The footprint of HS_H1, HS_H2, HS_H3, HS_H4
are changed from H_NR162D120_EMI to
H_R162D120_BR182_EMI by Min's comment

Optical Fiducial Marks-120

FM3



X_FM

FM6



X_FM

FM5



X_FM

FM7



X_FM

FM1



X_FM

FM8



X_FM

FM4



X_FM

FM2



X_FM

Simulation












X_PIN1*2



X_PIN1*2

Mounting Holes



0A SKU

DUAL_USB2



X_USBAX2M_BLUE-RH-6

0B SKU